Differences

This shows you the differences between two versions of the page.

01Publications [2020/01/15 15:10]
Martin Kumm
01Publications [2020/01/15 15:13] (current)
Martin Kumm
Line 42: Line 42:
=== International Conference Proceedings  === === International Conference Proceedings  ===
-  - P. Sittel, N. Fiege, M. Kumm and P. Zipf, //Isomorphic Subgraph-based Problem Reduction for Resource Minimal Modulo Scheduling//, accepted for presentation at the International Conference on Reconfigurable Computing and FPGAs (ReConFig), 2019 +  - P. Sittel, J. Wickerson, M. Kumm and P. Zipf, //Modulo Scheduling with Rational Initiation Intervals in Custom Hardware Design//, Asia and South Pacific Design Automation Conference (ASP-DAC), 2020, **nominated as best paper award candidate** 
-  - P. Sittel, J. Wickerson, M. Kumm and P. Zipf, //Modulo Scheduling with Rational Initiation Intervals in Custom Hardware Design//, Asia and South Pacific Design Automation Conference (ASP-DAC), 2019, **nominated as best paper award candidate**+  - P. Sittel, N. Fiege, M. Kumm and P. Zipf, //Isomorphic Subgraph-based Problem Reduction for Resource Minimal Modulo Scheduling//, International Conference on Reconfigurable Computing and FPGAs (ReConFig), 2019
  - G. Gambardella, J. Kappauf, M. Blott, C. Doehring, M. Kumm, P. Zipf and K. Vissers, //Efficient Error-Tolerant Quantized Neural Network Accelerators//, IEEE Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2019,  [[http://martin-kumm.de/preprints/2019_DFT_Gambardella.pdf|preprint]] **received the best paper award**   - G. Gambardella, J. Kappauf, M. Blott, C. Doehring, M. Kumm, P. Zipf and K. Vissers, //Efficient Error-Tolerant Quantized Neural Network Accelerators//, IEEE Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2019,  [[http://martin-kumm.de/preprints/2019_DFT_Gambardella.pdf|preprint]] **received the best paper award**
  - F. de Dinechin, S. Filip, L. Forget and M. Kumm, //Table-Based versus Shift-And-Add Constant Multipliers for FPGAs// accepted for presentation at the IEEE Symposium on Computer Arithmetic (ARITH), 2019,  [[http://martin-kumm.de/preprints/2019_ARITH_Dinechin.pdf|preprint]]   - F. de Dinechin, S. Filip, L. Forget and M. Kumm, //Table-Based versus Shift-And-Add Constant Multipliers for FPGAs// accepted for presentation at the IEEE Symposium on Computer Arithmetic (ARITH), 2019,  [[http://martin-kumm.de/preprints/2019_ARITH_Dinechin.pdf|preprint]]
01Publications.txt · Last modified: 2020/01/15 15:13 by Martin Kumm
 (login)